In this paper, a prototype design of a dual-mode Viterbi/turbo decoder for 3rd generation wireless communication systems is proposed. By merging some similar modules in both the Viterbi decoder and the log-MAP turbo code decoder, we built one dual-mode decoder with both of these two functions. When the decoder operates in the turbo mode, early-termination control of the iteration process can reduce the power consumption without influencing the decoding accuracy. Besides, in order to conform to the CDMA2000 standard, our decoder can also perform as a reconfigurable Viterbi decoder. That is, our design meets the requirement of the multi generator polynomial convolutional code specification. The design provides an integrated FEC kernel for modern communication systems.
INTRODUCTION
Turbo coding was introduced in 1993 by Berrou, Glavieux, and Thitimajashima [2] , and it is well known for its extremely superior decoding accuracy. More precisely speaking, the performance of turbo code is closer to the Shannon limit than any other convolutional code today. Due to the outstanding decoding ability, turbo coding got rapid development within just a few years and become standardized. As a result, the 3G mobile wireless communication system standards [3] , like CDMA2000 [4] and WCDMA, adopted turbo coding as the channel coding scheme.
In this paper, we intend to provide a total solution for channel coding in 3G systems. Generally, the voice and data streams in these system use different types of coding schemes, such as convolutional code and turbo code. Traditionally, the corresponding Viterbi and turbo code decoder are built separately. But here, in order to save chip area and make the design simple and efficient, we propose a unified solution by integrating the two decoders. By analyzing the concepts and the architectures of the Viterbi and the turbo code decoders, some circuits sharing techniques are applied to merge the main functions into one decoder. Thus our design performs dual functions and the chip area is only a slightly larger than the original turbo decoder with the same time. In addition, the Log-MAP algorithm [5] , which has better bit error rate (BER) performance than the soft output Viterbi algorithm (SOVA) [6] and the Max-Log-MAP algorithm, is adopted to decode the data from the turbo encoder. Besides, earlytermination with cyclic redundancy check (CRC) can be adopted for power saving intention. In the Viterbi mode, our reconfigurable design can be applied to specifications with different generator polynomials.
REVIEW OF LOG-MAP ALGORITHM
We will briefly describe the result of the Log-MAP Algorithm. First, the Max-Log-MAP algorithm simplifies the MAP algorithm [1] by transferring these equations into the log arithmetic domain and then using the approximation ln max 
PROPOSED ARCHITECTURE OF THE DUAL-MODE VITERBI/TURBO DECODER

Overall Architecture
The overall architecture of the proposed dual-mode Viterbi/turbo code system is shown in Fig. 1 . The component decoder has two modes and some of the modules are shared. In Viterbi mode, and LLR processors are turned off. Data input goes from Branch Metric Unit (BMU) processor to Add Compare Select Unit (ACSU) processor, and then goes out after tracing back. When in turbo mode, the decoder works as a MAP decoder and only Trace Back Unit (TBU) is turned off. 
Viterbi Mode
For Viterbi decoding, the decoder uses about half of the architecture, as shown in Fig. 3 . The BMU computes the branch metrics and fetch the value to the ACS module via the BMU to ACS Routing Generator (BARG). In the ideal case, we can achieve a reconfigurable decoder according to the encoder type, including different code rate and encoder structures. In Viterbi mode, data type like voice does not need very high data rate, so we can use hardware reuse or folding techniques to implement Viterbi decoder with high constraint length if we do not accept extra hardware consumption in our dual-mode design comparing to the one-mode turbo decoder. TBU uses trace back method instead of register exchange method because of the power concern and the lower data rate acquirement. 
Turbo Mode
For turbo decoding, the decoder uses all the modules except the TBU, as shown in Fig. 4 We keep the previous values of and in memory because the computation of these values in a trellis diagram takes different latency time, except at the middle point of a trellis sequence. To reduce the total latency time and the power consumption, one method is to store the values of and . Then they are calculated and look up these values from memory. Besides, if we execute these steps from both head and tail simultaneously, the storing action can be stopped when the computation crosses the middle point and the LLR values can be generated immediately by one looked up value, one real time value, and . Finally, sum up the LLR value, the systematic bit and the a priori information together and we will get the extrinsic information 
VLSI DESIGN OF DUAL MODE MAP/VITERBI DECODER 4.1. / BMU Architecture
The / BMU module shown in Fig. 5 is the first computing unit in a decoder. All the branches in a trellis diagram need to generate one value, which represents the Hamming distance between the received information and the code on each branch. When we move to the Log-MAP algorithm, one more term is added to the original branch metrics to give a more conscientious and more careful formula L u will be more accurate. The code rate of the turbo code specification in CDMA2000 is 1/2, thus there exists four situations, 00, 01, 10 and 11 for computing branch metric in the trellis. But in turbo coder, because the sign of branches are also taken into consideration, eight situations then are generated [7] .
When in the Viterbi mode, the hardware only executes the traditional hamming distance computing action and only four outputs are required. 
/ ACS and / ACS Architecture
The computation of the and is demonstrated below. This process is similar to the ACS in Viterbi decoder. In order to simplify the circuit and to reduce the power consumption, the Log-MAP algorithm transfers the original equation to the log domain. The inaccuracy will be compensated by the look up table. At the same time, we find that the former part,
exactly performs the ACS action in the Viterbi decoder. Thus, we can achieve the dual-mode / ACS and / ACS by using a switch to change circuit function between the two modes. The module in Fig. 6 is the dual-mode and computation module, which is composed of one adder, one substracter, one inverter, three multiplexers, the look up table circuit and the comparison circuit. Because the input of the / ACS and / ACS modules are quantized as seven bits integer plus one decimal fraction, so we reserve only two elements of the compensation table. The two first items are then quantized as 1 and 0.5, and can be easily implemented in the circuit without a ROM base look up table [8] . 
Dual-Mode BARG Architecture
The decoding principle of the convolutoinal code is based on the trellis diagram according to the convolutional encoder. Different encoder structures certainly map to trellises with diverse sizes and truth tables. According to the CDMA2000 standard, the constraint length of Viterbi encoder is 9, different from the turbo encoder's constraint length, 4. Besides, the convolutional code in the standard has several suits of generator polynomials. Since our goal is to build a dualmode decoder, synthesizing a circuit meeting different specifications becomes a challenge to be overcome. Thus, our dual-mode system in fact includes one turbo decoder and one reconfigurable Viterbi decoder. Not like the previous described / BMU, / ACS and / ACS modules, which are only the computing units with two modes, the BARG module is the key component that can be programmed to link the whole system to execute decoding process according to the encoder specification [9] .
5. CONCLUSIONS A practical design of a dual-mode convolutional/turbo code decoder for CDMA 2000 is proposed and successfully implemented. The chip summary is list in Tab. 1. The method we use here to combine the Viterbi and the Log-MAP decoder is based on the similarities of the innate characters between these two algorithms. Although this work is developed for the CDMA2000 standard, the basic principle of dual-mode and multi specifications for channel coding design can also be easily adopted to other advanced communication system standards. We compare our work to two similar designs in Tab.2. First, a unified turbo / Viterbi channel decoder for 3GPP mobile wireless is proposed by Lucent Inc. and Bell Lab. Second, a programmable turbo decoder for multiple 3G wireless standards is proposed by KAIST.
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